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Al /HfO2 /SiNx :H /n-Si metal-insulator-semiconductor capacitors have been studied by electrical
characterization. Films of silicon nitride were directly grown on n-type silicon substrates by electron
cyclotron resonance assisted chemical vapor deposition. Silicon nitride thickness was varied
from 3 to 6.6 nm. Afterwards, 12 nm thick hafnium oxide films were deposited by the high-
pressure sputtering approach. Interface quality was determined by using current-voltage,
capacitance-voltage, deep-level transient spectroscopy DLTS, conductance transients, and flatband
voltage transient techniques. Leakage currents followed the Poole–Frenkel emission model in all
cases. According to the simultaneous measurement of the high and low frequency capacitance
voltage curves, the interface trap density obtained for all the samples is in the 1011 cm−2 eV−1 range.
However, a significant increase in this density of about two orders of magnitude was obtained by
DLTS for the thinnest silicon nitride interfacial layers. In this work we probe that this increase is an
artifact that must be attributed to traps existing at the HfO2 /SiNx :H intralayer interface. These traps
are more easily charged or discharged as this interface comes near to the substrate, that is, as thinner
the SiNx :H interface layer is. The trapping/detrapping mechanism increases the capacitance
transient and, in consequence, the DLTS measurements have contributions not only from the
insulator/substrate interface but also from the HfO2 /SiNx :H intralayer interface.
© 2008 American Institute of Physics. DOI: 10.1063/1.3013441
I. INTRODUCTION
High permittivity high-k dielectrics are nowadays be-
ing subject of great study in order to replace SiO2 as gate
dielectric in metal-oxide-semiconductor field-effect transis-
tors in the future scales of integration.1,2 To achieve perfor-
mance comparable to silicon oxide, high-k dielectrics have to
fulfill some requirements: high quality interface with Si,
thermodynamic stability in contact with Si, high recrystalli-
zation temperature, high bandgap, and lower leakage con-
duction than silicon oxide at an equivalent oxide thickness.
HfO2-based materials are among the most promising of such
materials.1–3
However, before these materials can replace SiO2 as
gate dielectric, the nature and formation of electrically active
defects existing in these emerging materials should be
known. These defects play an important role in device op-
eration: They can cause channel mobility degradation, bias
instability,4 and leakage current increase.5 Defects in SiO2
are passivated by hydrogen, but this can cause some prob-
lems in HfO2.6 Moreover, as most of the high-k materials,
when deposited in direct contact with Si an interfacial layer
few nanometers thick is formed.7 We have confirmed, in an
earlier work, the formation of silicon oxide SiOx as inter-
facial layer when depositing HfO2 on Si.8 This noncontrolled
interfacial layer can increase interfacial state density Dit and
leakage current. A general practice has been to grow a con-
trolled free-defect SiO2 barrier layer between substrate and
high-k dielectric, thick enough to avoid reaction. Unfortu-
nately, this barrier layer leads to a reduction of the dielectric
constant and, hence, to the effective capacitance of the gate
dielectric stack, impeding to reach the necessary equivalent
oxide thickness EOT values. The use of silicon nitride in-
stead of silicon oxide as a barrier layer can improve the
effective capacitance of the gate dielectric stack, since sili-
con nitride has a higher permittivity kSi3N47 than silicon
oxide kSiO23.9. Moreover, SiNx layer prevents the growth
of silicon oxides when high-k dielectric is deposited and it is
known that the use of nitrides greatly reduces boron diffu-
sion from the heavily doped poly-Si gate electrode to the
lightly doped Si channel.9
This work presents an electrical study of
Al /HfO2 /SiNx :H /n-Si metal-insulator-semiconductor MIS
structures. Hafnium oxide was grown by high-pressure sput-
tering HPS Ref. 10 using Ar as processing gas, while
silicon nitride was grown by electron cyclotron resonance–
chemical vapor deposition ECR-CVD, using SiH4 and N2
as precursors. We have studied the effect of SiNx :H thick-
ness in the electrical characteristics while keeping HfO2
thickness constant at 12 nm. Besides silicon nitride thickness
effect, another important subject to study is the thermal an-
nealing effects on the characteristics of dielectric films, since
high-temperature anneals are generally used in chip technol-
aElectronic mail: hecgar@ele.uva.es.
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ogy for dopant activation. Because of that, we have also
compared the electrical properties of as-deposited films with
those corresponding to samples submitted to rapid thermal
annealing RTA. Techniques used to study MIS structures
were current-voltage I-V, 1 MHz capacitance-voltage
C-V, deep-level transient spectroscopy DLTS, simulta-
neous high and low frequency capacitance-voltage HLCV,
conductance transients G-t, and constant-capacitance flat-
band voltage transients VFB− t.
II. EXPERIMENTAL
MIS structures were obtained as follows: Substrates used
were n-Si polished on one side, 5  cm resistivity, and
500 m thick. Before the dielectric films were deposited on
the substrates, these were submitted to a standard Radio Cor-
poration of America cleaning.11 Deposition of silicon nitride
was conducted in a homemade chamber attached to an ECR
Astex 4500 reactor. A mixture of high purity silane SiH4
and N2 was used as precursors. Deposition times were 90,
60, 30, and 15 s giving rise to four different thicknesses 6.6,
5.8, 3.9, and 3 nm, respectively. Two series were obtained
for each thickness, being one of them submitted to a RTA in
argon at 600 °C for 30 s. Afterwards, 12 nm HfO2 films
were grown in a HPS system at pressure of 1.2 mbars during
30 min, keeping the temperature at 200 °C. High-k dielectric
films were grown in a pure Ar atmosphere, because a pre-
liminary study showed that these films presented an amor-
phous structure.12 After the dielectric deposition, aluminum
dot electrodes were e-beam evaporated through a shadow
mask. Table I lists the samples obtained for electrical mea-
surements.
The structures were characterized by means of Fourier
transformed infrared FTIR spectroscopy using a Nicolet
Magna-IR 750 series II spectrometer working in transmis-
sion mode at normal incidence, and by cross section trans-
mission electron microscopy TEM with a JEOL-JEM-
2000FX microscope operating at 200 keV.
Electrical measurements were carried out putting the
sample in a light-tight, electrically shielded box. In order to
record electrical parameters at temperatures varying between
room temperature and 77 K, samples were cooled in an Ox-
ford DM1710 cryostat. An Oxford ITC 503 controller was
used to keep the temperature constant during isothermal
measurements such as DLTS, flatband voltage transients, and
conductance transients. C-V measurement setup involved a 1
MHz Boonton 72B capacitance meter and a Keithley 617
programmable electrometer. The experimental setup of the
conductance transient technique consists of an HP 33120A
arbitrary wave form generator to apply the bias pulses, an
EG&G 5206 two phase lock-in analyzer to measure the con-
ductance, and an HP 54501A digitizing oscilloscope to
record the complete conductance transients. An Agilent
N6700B bias source, a Keithley 6517A electrometer, and a
Boonton 72B capacitance meter were used for recording flat-
band voltage transients at constant capacitance.
To determine the interface trap density we used DLTS
and HLCV in order to contrast the results obtained by these
two different techniques. DLTS measurements were carried
out using the Boonton 72B capacitance meter, an HP 54501
digital oscilloscope to record the capacitance transients, and
an HP 81104A pulse generator to bias the samples from in-
version to accumulation. The simultaneous measurement of
the HLCV curves was carried out by means of a Keithley
Model 82 system.
Finally, the I-V curves were measured biasing the
samples with an Agilent N6700B and measuring the current
with a Keithley 6517A programmable electrometer.
III. RESULTS AND DISCUSSION
A. Structure and composition of the films
The FTIR spectra of the SiNx :H thin film, and the
HfO2 /SiNx :H stacked structure obtained after HfO2 deposi-
tion in Ar atmosphere are shown in Fig. 1. The FTIR spec-
trum of the SiNx :H layer has the characteristic Si–N stretch-
ing band located at 844 cm−1.13 After the HfO2 deposition, a
smooth shoulderlike feature appears at about 1018 cm−1,
slightly above the frequency corresponding to the Si–O–Hf
configuration 970 cm−1.14 We tentatively attribute this
band to the vibration of bonding groups involving Si, O, N,
and Hf, which may be formed at the HfO2 /SiN interface in
small concentration.
In Fig. 2, a TEM image of a typical structure in which
SiNx :H film has a 2.9 nm thickness is shown. From the
figure, a smooth surface topography can be observed. Also
TABLE I. ECR-CVD time and silicon nitride thickness of samples depos-
ited for electrical characterization.
Sample
ECR-CVD
time s
Silicon nitride
thickness nm RTA
Asd_1
90 6.60.4
As deposited
RTA_1 600 °C−30 s
Asd_2
60 5.90.4
As deposited
RTA_2 600 °C−30 s
Asd_3
30 3.90.2
As deposited
RTA_3 600 °C−30 s
Asd_4
15 3.00.4
As deposited
RTA_4 600 °C−30 s
FIG. 1. FTIR spectrum of a HfO2 /SiNx :H /Si stack dotted line. Also
shown, the FTIR spectra of a SiNx :H film solid line. Notice that the peak
position of the main SiN1−x :H vibration is unaffected after the HfO2 plasma
deposition process.
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well defined SiNx :H /Si and HfO2 /SiNx :H interfaces can be
clearly seen. The TEM image shows that the SiNx :H film is
unaltered after the deposition of the amorphous HfO2 film in
Ar plasma.
B. Electrical measurements
Figure 3 shows 1 MHz C-V curves measured at room
temperature for as-deposited samples Fig. 1a and for an-
nealed samples Fig. 1b. Theoretical flatband voltage for
Al /HfO2 /SiNx :H /n-Si structures is about −0.3 eV.15 The
thinnest sample exhibits flatband voltages close to the theo-
retical value, but as silicon nitride layer thickness increases,
flatband voltage shifts toward more negative values, so posi-
tive charge is accumulating in the dielectric film. This posi-
tive charge can be due to hydrogen that comes from silane
precursor: As SiNx thickness increases, more hydrogen can
be accumulated in the film increasing the voltage shift.
Samples corresponding to the two thickest dielectric
films show clockwise hysteresis both as deposited and an-
nealed. This fact indicates that there are slow states in di-
electric films, i.e., defects distributed away from the interface
to the insulator, called disordered induced gap states
DIGS.16 We can obtain a three-dimensional plot of DIGS
density as a function of energy position and spatial position
by measuring conductance transients G-t.17,18 DIGS den-
sity values are listed in Table II, which also shows other
electrical characterization results. Conductance transients
have only been observed in films that show hysteresis phe-
nomena. DIGS density is higher in 5.84 nm thick samples
than in 6.64 nm thick ones both in as-deposited and in an-
nealed samples. However, no conductance transients were
observed in the thinnest samples. Figure 4 shows the contour
plot of DIGS, corresponding to Asd_2 sample, as a function
of distance to substrate interface Xc and of energetic posi-
tion, being ET−ECsc the energy position of the traps with
respect to the silicon band edge. The energetic position of
DIGS is similar in all measured samples. When recording a
conductance transient, capture processes take place in which
the empty DIGS trap electrons n-Si substrate here coming
by tunneling from the semiconductor conduction band.
States near the insulator/semiconductor interface capture car-
riers before those located deeper in the dielectric. DIGS lo-
cated very close to SiNx :H /n-Si interface have capture times
much lower than our experimental constant time and cannot
be recorded. That is the reason why the contour plots show
DIGS densities for states located at distances higher than 1.7
nm from the interface. In Fig. 4 we also observe that the
DIGS distribution has a maximum at a depth of about 1.9–
2.0 nm, which is close to the SiNx :H thickness in the two
thinnest samples. For these samples, we suggest that this
region is very influenced by the presence of the interface
with the HfO2 layer and the states existing at this interface
are predominant and, in consequence, no slow-trap related
conductance transients are recorded. DIGS density increases
when samples are submitted to a rapid thermal annealing
suggesting that annealing creates more traps in the silicon
nitride bulk.
We have also measured flatband voltage transients VFB
− t. These transients are recorded by keeping constant the
capacitance at flatband condition. Flatband transients are re-
lated to the hysteresis behavior, as conductance transients. In
fact, these transients give information about phonon-assisted
tunneling mechanisms between localized states in the band-
gap of the insulator.19 As expected, transient amplitude is
bigger in samples, which show hysteresis phenomena. In
FIG. 2. Cross sectional image of a HfO2 /SiNx :H structure. SiNx :H thick-
ness is 2.9 nm.
FIG. 3. 1 MHz C-V curves measured at room temperature corresponding to
as-deposited samples a and to RTA samples b.
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Table II, we can see the amplitude values of these transients.
Measurements have been carried out at room temperature
295 K, biasing the samples in inversion regime negative
bias as initial condition before starting the measurement.
Figure 5 shows normalized flatband voltage transients corre-
sponding to the two thickest samples both as deposited and
rapid thermal annealed. In all cases, we can see ascending
transients flatband voltage increasing with time, in good
agreement with the clockwise hysteresis observed in C-V
curves and the initial bias inversion. Annealed samples
show bigger flatband transients than as-deposited ones, in
agreement with G-t measurements: As it has been said be-
fore, when samples are submitted to RTA, conductance tran-
sient amplitude increases, so DIGS density also increases.
Interface state densities Dit measured by DLTS are
shown in Fig. 6. These results have been divided into two
different groups: the one corresponding to the two thickest
samples shows the lowest Dit density from 81010 to 4
1011 cm−2 eV−1, and the other corresponding to the two
thinnest samples exhibits the highest Dit density from 6
1012 to 21013 cm−2 eV−1. The interface trap density
was also determined by means of the simultaneous measure-
ment of the HLCV curves. The values obtained are shown in
Table II and are in the 1011 eV−1 cm−2 range for all the
samples. It is clear that there are noticeable differences be-
tween these two techniques. We attribute these discrepancies
so that the traps existing at HfO2 /SiNx :H interface can
charge or discharge more easily as this interface comes near
the substrate. When considering the particular values of
bandgap, and conduction and valence band offsets of HfO2
and Si3N4,20 the energy band diagrams of the
HfO2 /Si3N4 /n-Si system under accumulation and inversion
regimes are like those shown in Fig. 7. In this figure we
observe that, at inversion, two-dimensional energy wells ap-
pear both for electrons e-well and holes h-well at the
HfO2 /Si3N4 interface. This band energy structure remembers
the typical one for a floating gate memory, being HfO2 the
blocking oxide for holes, silicon nitride the tunneling film,
and the interface between them would act as a two-
dimensional charge trapping layer. Therefore, some charge
can be trapped in the wells that screen the charge at the
insulator-gate/semiconductor interface Qit. Depending on
the balance between positive and negative charge amounts
trapped at these wells, the charge at the metal electrode will
be higher or lower than that induced by Qit. When the posi-
tive charge at the h-well is higher than the negative one at
the e-well, the total negative charge at the gate electrode,
QG, is higher than the corresponding for only Qit. On the
contrary, when negative charge at the e-well prevails, QG is
lowered. According to the energy band diagram of Fig. 7,
charges at the e-well consist of electrons coming by tunnel-
ing from the gate electrode, whereas the h-well consists of
FIG. 4. Contour plot of DIGS density obtained from Asd_2 sample. XC
means the spatial distance to the dielectric/silicon substrate interface, and
ET−ECsc is the energy position of the traps with respect to the silicon band
edge.
FIG. 5. Normalized flatband voltage transients measured at room tempera-
ture 295 K. Samples initially biased in inversion regime.
TABLE II. Electrical characterization results of Al /HfO2 /SiNx:H /n-Si MIS structures. DIGS is the maximum density of disorder induced gap states. Flatband
voltage transients have been measured at room temperature 295 K. Dit is the interface state density measured by DLTS and simultaneous measurement of
C-V curves at high and low frequency. activation energy values and PF coefficients are obtained from current measurements.
Sample
NDIGS1010
cm−2 eV−1
Flatband
voltage transients
mV
Dit from DLTS
1011 cm−2 eV−1
Dit from HLCV
1011 cm−2 eV−1
Activation energy
E meV
PF coefficient
PF1011
eV m1/2 V−1/2
k optical
frequencies
Asd_1 1.9 5 mV 3–5 3.0 Not measured
RTA_1 3.3 14 mV 2–5 2.2 Not measured
Asd_2 8.0 10 mV 0.8–1 1.3 90.80 4.6 2.75
RTA_2 13.5 20 mV 1–2 2.7 84.3 11.1 0.47
Asd_3 Not detected 4 mV Not measured 4.5 79.7 4.4 2.94
RTA_3 Not detected 4 mV 100–200 4.4 77.4 11.0 0.48
Asd_4 Not detected Not detected 50–100 2.0 72.7 11.6 0.43
RTA_4 Not detected Not detected 50–100 1.9 71.2 12.5 0.37
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holes coming from the semiconductor substrate also by tun-
neling. Since tunneling probability depends on the corre-
sponding barrier thickness, we can conclude that as thinner
the Si3N4 or as thicker the HfO2 layers as more negative the
value of QG.
In our experiment we kept constant the HfO2 thickness,
so the e-well trapped charge is the same for all the samples.
On the contrary, the Si3N4 layer thickness has been varied
from around 3 to 6.6 nm. To estimate the relationship be-
tween the tunneling charging/discharging probabilities be-
tween the h-well and the silicon substrate for two samples
with different Si3N4 thicknesses t1 and t2, we can use the
following quantum mechanics expression:
p1
p2
= exp22mh	vh t1 − t2 , 1
where mh is the hole effective mass inside the barrier, 	v is
the mean barrier height, t1 and t2 are the barrier thicknesses,
and h is Planck’s constant. For the h-well triangular barrier
	v=EV /2, where EV is the valence band offset of silicon
nitride relative to silicon. Gritsenko and Meerson21 reported
values of EV	1.5 eV and mh /m0= 0.30.1. Here m0 is
the free electron mass. These values yield a relation of
p1 /p2=10−4 for two layers of 6 and 3 nm, respectively, so
indicating that the “memory effect” of the thicker layer is
negligible for thicker samples. However, that is not the case
for the thinnest ones, increasing the total charge variation at
the gate electrode. In summary, we can conclude that inter-
face state densities obtained by DLTS in the specific case of
the HfO2 /SiNx :H /Si system provide overestimated Dit val-
ues for very thin silicon nitride layers. A detailed revision of
the DLTS formulation must be done for this case, which lies
outside the scope of this paper.
From the results obtained by the HLCV method we ob-
serve that RTA slightly increases Dit density in the samples.
No crystallization of silicon nitride is expected at this anneal-
ing temperature 600 °C 22,23 and even in Al /SiNx :H /Si
structures, interface state density decreases when a RTA is
applied to the samples.24 Anyway, these values are lower
than those we obtained in an earlier work8 where we used a
SiO2 barrier layer instead of SiNx :H. In that case we ob-
tained Dit values of about 31011 cm−2 eV−1 slightly higher
than that obtained here for silicon nitride layers thick
enough.
Figure 8 shows the electric field values corresponding to
5.88 mA /cm2 current density, at temperatures between 77
and 295 K. Leakage current has only been measured under
accumulation condition positive bias because the current
saturates in inversion due to limited supply of minority car-
riers from the substrate.25 The electric field used in this figure
is an average value in the insulator stack. Since two different
materials are present in the stack, the electric field is not
constant in the entire insulator. We define this average field
as
E =
VG − VFB −
S
tHfO2 + tSiNx:H
2
As current density is measured in accumulation, surface po-
tential 
s is negligible. There is a clear relation between C-V
curves and conduction behavior: Samples that show low flat-
FIG. 6. Interfacial state density measured by DLTS.
FIG. 7. Energy band diagram of the HfO2 /SiNx :H /Si MIS structure at
inversion.
FIG. 8. Average electric field values corresponding to 5.88 mA cm−2 cur-
rent density as a function of temperature.
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band voltage shifts provide higher currents. Leakage current
should be limited by HfO2, since at positive bias the conduc-
tion is controlled by the metal-oxide interface.26 Hafnium
oxide thickness is the same for all the films 12 nm, but the
thinnest dielectric films show the highest leakage current.
However, as silicon nitride layer thickness decreases the real
electric field in hafnium oxide increases and becomes higher
than the effective electric field, so the real differences in the
samples should be less than the ones displayed. These results
are also an improvement with respect to the case in which
the silicon nitride barrier layer was not used.8 In that case the
current densities were higher: Electric field value was
0.55 MV cm−1 for a 2.5 mA /cm2 current density in a
sample in which an 11 nm thick HfO2 was directly deposited
on n-Si.8 Moreover, in this last sample, a noncontrolled 3.63
nm thick SiOx film was formed during high-k dielectric
growth and the EOT was higher than for all the samples
grown here. The lower leakage currents and the higher EOT
values prove the utility of the silicon nitride barrier layer.
Figure 9a shows the current-temperature dependence
for the samples Asd_2 and RTA_2. The relationship between
lnI and 1000 /T is clearly linear in the range 200–300 K.
This linear behavior indicates a conduction mechanism con-
trolled by the Poole–Frenkel PF model. The PF mechanism
is bulk limited, depends on insulator traps, and is associated
with the field-enhanced thermal excitation of charge carriers
from traps. If the slope of the lines does not vary with the
applied field, this indicates that the conduction takes place
through an activated process having single activation energy,
E, following the relation
27
I = I0 exp
− EKT  . 3
The activation energy values corresponding to all the mea-
sured samples are listed in Table II. Values obtained are simi-
lar in all the samples, but as silicon nitride thickness in-
creases, activation energy values slightly increase from
71.19 to 90.80 meV and these values move away from the
value earlier obtained in Al /HfO2 /n-Si structure 50 meV.8
It is known that the relationship between the current and
the electric field in PF conduction mechanism is28
I = CE exp
PFE − qT
KT
 , 4
where C is a constant related to the density of ionized traps
and carrier mobility, PF is the barrier lowering coefficient
for PF emission, and T is the ionization energy of the trap
level. Figure 9b shows the plot of I /E in logarithmic scale
against E1/2 at several temperatures for the Asd_2 sample.
The dependence is clearly linear, as required by the PF
mechanism. The obtained values of the barrier lowering co-
efficient, PF, are similar for all the temperatures. The values
of PF at room temperature corresponding to all the mea-
sured samples are listed in Table II. PF field lowering coef-
ficient is given by
PF =
 e3
0k
 , 5
where the optical frequency dielectric constant k should be
used in this equation29 kn2, with n the refractive index of
the dielectric material. Refractive index for HfO2 ranges
from 1.7 to 1.9,29 so the theoretical dielectric constant of
HfO2 at optical frequencies is about 3.6. We have also in-
cluded dielectric constant at optical frequencies obtained
from our measurements in Table II. Although the good fit of
PF plots, PF, is not constant for all the samples, values
corresponding to Asd_2 2.75 and Asd_3 2.94 samples
Asd_1 sample has not been measured, but it is to be ex-
pected the same behavior approach the theoretical HfO2
value. Silicon nitride layer can be responsible for the lower
values obtained compared to the theoretical value. However,
when samples are submitted to RTA or when the silicon ni-
tride thickness is the smallest 2.96 nm, dielectric constant
does not agree with the theoretical value at all. It seems that
when samples are submitted to RTA before high-k deposi-
tion, reactions between both dielectrics are promoted, so
HfO2 properties move away from its theoretical properties. If
the silicon nitride layer is too thin, the interface with the
substrate cannot completely keep its quality. When HfO2 was
deposited directly on n-Si substrate, we have found that the
dielectric constant at optical frequencies is about 0.43.8 In
that case, a SiOx layer is nonintentionally obtained between
FIG. 9. Temperature dependence of the current measured at about 7.5
105 V /cm corresponding to Asd_2 and RTA_2 samples a. Current-
electric field dependence at several temperatures for Asd_2 sample b.
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HfO2 and silicon substrate. Silicon nitride barrier layer can
prevent some reaction between hafnium oxide and substrate,
at least, when no RTA is applied and its thickness is big
enough.
IV. SUMMARY
The electrical characteristics of Al /HfO2 /SiNx :H /n-Si
MIS capacitors have been studied. HfO2 was grown by HPS,
while silicon nitride was grown by ECR-CVD. Samples with
thicker silicon nitride dielectric layer show larger flatband
voltage shift, which can be due to hydrogen accumulated in
the film. DIGS density is also bigger in the thickest samples,
as we have measured by conductance transients and by flat-
band voltage transients, but this can be due to our measure-
ment range: If these defects are close to dielectric/
semiconductor interface, they exchange charge with
substrate fast enough not to be detected by our measure-
ments. We have experimentally observed that DLTS provides
overestimated values for very thin silicon nitride layers in the
specific case of the HfO2 /SiNx :H /Si system. That is due to
the big amount of charge trapped at the hole well, which is
formed in the valence band at the hafnium oxide–silicon ni-
tride interface. Leakage current dependencies on voltage and
temperature followed the PF conduction mechanism. The op-
tical frequency dielectric constant only fits with the theoret-
ical value in the case of the as-deposited films. When
samples are submitted to RTA, some electrical characteristics
changed: Dit does not vary significantly, but DIGS density is
higher and the optical frequency dielectric constant does not
fit with the theoretical value at all. From all of these mea-
surements, it seems that if silicon nitride layer is not thick
enough, reactions of the HfO2 layer with silicon substrate
cannot be avoided. Moreover, the RTA applied to the silicon
nitride before the high-k growth seems to promote the reac-
tion between both dielectrics, so slow state density inside the
dielectric is bigger and dielectric constant measured does not
fit with theoretical values. However, the electrical character-
istics can be improved if we compare these results with those
of Al /HfO2 /Si structures.
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